


# From Marconi to Moore

Circuits and Systems for Communications –  
Still a Challenge?

Andreas Burg

Acknowledgements: Prof. H. Meyr, M. Witte,

F. Borlenghi (RWTH-Aachen)



# Visions that Changed the World by Marconi and Moore

## **Guglielmo Marconi**

- 1897 : *Wireless Telegraph Company*
- 1909 : *Nobel Prize in Physics*

*„It is dangerous to put limits on wireless“*




Source: Intel Corporation

## **Gordon Moore**


- 1968 : Co-founded INTEL Corporation
- 2005 : Marconi Society Lifetime Achievement Award

**Moore's law (1965/75) paces the evolution of integrated circuits until today**


# The Early Days of Wireless




Marconi's first wireless telegraph (1895)



Mechanical continuous wave RF signal generator




Core of an early days radio telegraph receiver




Electrochemical demodulator for voice ~1900

# Microelectronics Enables Integration

De Forest Audion radio receiver from 1906




Texas Instruments first silicon transistor (1954)



First transistor radio:  
TI Regency TR-1 (1954)



# Evolution Toward Wireless Communications




# Outline



- Introduction: Some History
- Scaling Laws, Trends, and Observations
- Are there still challenges??
  - Some examples why I think YES
- The End of Moore's Law
  - The limit of wireless OR motivation for some more fancy research

# Scaling Laws




# Measures that Enable Higher Throughput

■ New multiplexing schemes allow to allocate more bandwidth to a single user for higher peak throughput

■ Spectral efficiency increases due to

- Higher order modulation schemes

- Spatial multiplexing







# The Myth of Complexity...

## Imbalance between complexity and integration density


- Data rate doubles every 18 months
- Algorithm complexity grows (spectral efficiency)



# ... Lets Check!




# ... Lets Check!




# Gops/s/mm<sup>2</sup> Increases Faster than Transistor Density


Technology scaling reduces both area and delay



×



=




## Example

	180nm	90nm	45nm
Clock freq.	100 MHz	200 MHz	400 MHz
16x16 Mult + overhead (50/50)	20k $\mu\text{m}^2$	5k $\mu\text{m}^2$	1.25k $\mu\text{m}^2$
	<b>5 Gops/s/mm<sup>2</sup></b>	<b>40 Gops/s/mm<sup>2</sup></b>	<b>320 Gops/s/mm<sup>2</sup></b>


# An Interesting Observation: Chips Do Not Shrink...

## Some examples of digital cellular ASICs from ISSCC




2000

- Liu et al.
- 112mm<sup>2</sup>
- 250nm




2004

- Uvieghara et al.
- 46mm<sup>2</sup>
- 130nm



2006

- Luftner et al.
- 43mm<sup>2</sup>
- 90nm



2009

- Shirasaki et al.
- 66mm<sup>2</sup>
- 45nm

2G



2.5G

3G

3.5G

# ... But they Integrate More Modem Functionality


- Cellular modems require multi-standard support
- Nevertheless the number of discrete modem components decreases rapidly



- Reduces cost (PCB, packaging, and manufacturing)
- More space for battery and display

# ... and Many Other Functions in a Single Chip

- Integration of application and modem functionality
- Additional air interfaces, connectivity options, and storage
- 3D Graphics and Video
- Powerful application processors



**3GPP Modem covers 40% of the chip area**

# What drives us towards better technologies

## Power consumption and energy efficiency

Standby/voice



Data download



Power consumption

$$P [mW]$$

- Determined by leakage and standby activity

Energy efficiency

$$E [nJ/bit]$$

- Determined by active power consumption



# What drives us towards better technologies

## Power consumption and energy efficiency

Standby/voice

Data download

The image shows two microchip dies side-by-side, connected by a large blue double-headed arrow. The left die is labeled 'Technology: 0.18 um' and '1100 μm'. It contains several functional blocks: 'DC-DC Converter', 'Digital', 'Rect./Comp.', 'Counter', 'Oscillator', and 'DAC'. The right die is also labeled 'Technology: 0.18 um' and is a smaller, more densely packed chip.

**Simple OOK radio for sensor nodes**  
**0.18 nJ/bit (complete transceiver)**

**802.11n WLAN transceiver**  
**3 nJ/bit (digital PHY/MAC only)**

J. Ayers, et al., "An Ultralow-Power Receiver for Wireless Sensor Networks," JSSC 2010

P. Petrus, et al., "An Integrated Draft 802.11n Compliant MIMO Baseband and MAC Processor," ISSCC 2007




High spectral efficiency comes at the cost of poor energy efficiency

- Deteriorates energy efficiency and standby activity
- power consumption

# Doing Nothing Well is Sometimes Difficult...

$$P = P_{lk} + P_{sby} + \underbrace{E_{act}\phi}_{P_{act}}$$

$$E = \frac{P_{lk}}{\phi} + \frac{P_{sby}}{\phi} + E_{act}$$



# Doing Nothing Well is Sometimes Difficult...

$$P = P_{lk} + P_{shv} + E_{act}\phi \quad E = \frac{P_{lk}}{f} + \frac{P_{sby}}{f} + E_{act}$$

Leakage and standby currents dominate as

- DSP becomes more energy efficient
- Workload decreases (e.g., standby)






Use high energy when  
need to “work hard”



Low energy when “doing  
little” is “good enough”


**Challenge: Energy Proportionality**




# Should we Care about the Baseband Processing?

## Lets check two examples

### ■ 2x2 MIMO WLAN (IEEE 802.11n)




- >70% area covered by baseband signal processing
- DSP consumes significant power compared to RF (especially RX)




S. G. Sankaran, et al., "Design and Implementation of a CMOS 802.11n SoC," *Comm. Magazine* 2009

### ■ 3GPP Handset ASIC/MPSoC



- >40% of the digital die covered by baseband signal processing
- RX: Baseband consumes most of the total power



S. Kuntie, et al., "Low power architecture and design techniques for mobile handset LSI Medity M2," ASP-DAC, 2008

**Is there still a need for research?**

# MIMO Communication

**MIMO: Transmit multiple data streams concurrently in same frequency band**

- Used in almost all important standards



**Task of the MIMO detector:**

- Separation of multiplexed data streams
- Choice of the MIMO detector has significant impact on performance

**Optimum MIMO detection:**

$$\hat{\mathbf{S}} = \arg \min_{\mathbf{s} \in \mathcal{O}^{M_T}} \|\mathbf{y} - \mathbf{H}\mathbf{s}\|^2$$

- Straightforward solution: Check all candidates
- Number of candidates: exponential in spectral efficiency




# MIMO detection – a challenge of exponential complexity

## 2002: 4-stream MIMO over UMTS

- Spectral efficiency 8 bits/s/Hz
- Examine 256 candidates
- 4 million times per second

1mm<sup>2</sup>  
of silicon in a  1mm  
250nm process

Source: Bell Labs Wireless Research, Holmdel, NJ




2002 : MIMO over UMTS with  
1 Mbps for 31 users (8 bits/s/Hz)

## 2009: MIMO-WLAN

- Spectral efficiency 24 bits/s/Hz
- Examine 2<sup>24</sup> candidates
- 40 million times per second




2009 : MIMO WLAN 600 Mbps  
(24 bits/s/Hz)





# New Algorithms Require New Architectures

- Sphere decoding
- Map the problem to a tree search
- Use branch and bound strategy for complexity reduction
- STS-sphere decoding provides soft-information for channel decoder



Tree-search is very different from typical DSP algorithms

2007 : STS Soft-output sphere-decoding with 10-40 Mbit/s




Requires completely new architectures





# New Algorithms Require New Architectures

4 parallel instances work at at 320MHz  
 → 1.28G nodes/s




Near-optimum performance @ 600Mbps

Technology shrink & architecture optimization




Tree-search is very different from typical DSP algorithms




Requires completely new architectures

# The Holy Grail: Iterative Detection and Decoding

- Exchange reliability information between MIMO detector and channel decoder
- Converge to optimum solution in multiple iterations




- Iterations require soft-in soft-out MIMO detection, which is even more complex
- Complexity for  $N$  iterations increases at least  $N$ -fold



# Spectral Efficiency Renders Equalization Difficult

**3GPP 2007: Extension of 2G system GSM / EDGE toward higher data rates**

- Higher modulation order (16QAM and 32QAM)



- 1.2x higher symbol rate
- Bandwidth remains unaltered



32QAM Tx-signal  
(Evolved EDGE)

*Strong need for equalization*

**Optimum receiver: Maximum likelihood sequence estimation (MLSE)**

- Complexity grows exponentially in spectral efficiency and channel length



*Impractical even in a 32nm process*



# Even Optimized Algorithms too Complex for SDR

**Solution: channel shortening with decision feedback sequence estimation**

- Orders of magnitude complexity reduction





**Complexity exceeds DSP capabilities even with advanced process nodes**


# Even Optimized Algorithms too Complex for SDR

**Solution: channel shortening with decision feedback sequence estimation**

- Orders of magnitude complexity reduction




**Dedicated ASIC solution**  
[Benkeser et al., ISSCC2010]



Averg. power at $V_{DD}=1.2V$	
EDGE (8PSK, CC)	6.8mW
E-EDGE (16QAM, TC)	11.2mW
E-EDGE (32QAM, TC)	19.9mW

*Complexity exceeds DSP capabilities even with advanced process nodes*



# Prime Example for Complexity: Channel Decoding

## Example: Low Density Parity Check Decoder


- **1962:** invented by R. G. Gallager
  - Performance close to the Shannon limit (on-par with Turbo codes)
  - Initially considered to complex for economic implementation
- **1999:** re-discovered by MackKay and Neal
  - VLSI technology allowed for the implementation of LDPC codes
- **Today:** LDPC codes are optional or mandatory in almost all relevant standards

# LDPC Decoding is in fact Ideal for VLSI

## Iterative message passing

- Large number of identical computational units, operating in parallel → exploits resources available from scaling


- Different standards use different codes
- Different codes required within each standard
- Computational effort across standards spans 3 orders of magnitude
- Computational effort per bit remains almost constant



# Technology Scaling Reduces Power

## Reference design: LDPC decoder for IEEE 802.11n

- 208 MHz clock frequency
- 780 Mbps throughput
- 3.4mm<sup>2</sup> silicon area
- Workload ~50-100 GOPs



3.9 nJ/bit


2.3W @ 600Mbps



# Technology Scaling Reduces Power


## Reference design: LDPC decoder for IEEE 802.11n

- 208 MHz clock frequency
- 780 Mbps throughput
- 3.4mm<sup>2</sup> silicon area
- Workload ~50-100 Gops




**3.9 nJ/bit**

**2.3W @ 600Mbps**




**6.4x better  
energy efficiency**

- Max. throughput almost  
doubles with half silicon area



**600 pJ/bit**

**360mW @ 600Mbps**




**Technology scaling provides significant energy savings**

**Can we do still better??**


# A Recipe for Energy Efficiency

**Voltage Frequency Scaling:** make things worse to make them better

- Design a circuit that works faster than planned (e.g., by replication)
- When running at the same speed and voltage, energy efficiency becomes worse




$$E = \frac{\alpha}{2} C V_{dd}^2$$



$$E = \frac{\alpha}{2} N C V_{dd}^2$$

- Utilize the fact that  $t_{pd} \propto V_{dd}$
- Reduce voltage until it just meets the delay constraint




$$E = \frac{\alpha}{2} N C \frac{V_{dd}^2}{N^2} = \frac{\alpha}{2N} V_{dd}^2$$

# A Recipe for Energy Efficiency

**Voltage Frequency Scaling:** make things worse to make them better

- Design a circuit that works faster than planned (e.g., by replication)
- When running at the same speed and voltage, energy efficiency becomes worse




- Utilize the fact that  $t_{pd} \propto V_{dd}$
- Reduce voltage until it just meets the delay

# A Recipe for Energy Efficiency

**Voltage Frequency Scaling:** make things worse to make them better

■ Design a circuit that works faster than planned (e.g. by replication)


- When run



$t_{pd}$

■ Utilize th

- Reduce V



$$-NCV_{dd}^2$$

becomes worse

## The End of Moore's Law

Moore's Law has enabled advances in Communications for  
2-3 decades.....

What can communications and information theory do for  
technology?


# Why are Chips Always Working?

## Production test is needed

- Identify chips with production defects
- Classify functional dies according to the speed they can reach
- Microprocessors: functional dies sold at different prices depending on their speed
- Communication ASICs: need to run at a predefined fixed clock speed
  - Slow dies must be discarded
  - Fast dies do not exploit better performance




Production test






# Variability Renders Voltage Scaling Difficult

- Voltage Scaling
  - ✓ Quadratic power savings
  - ✗ Increases mean delay making circuits slower
  - ✗ Increases also delay variance making harder to meet target performance
- Conventional Solution
  - Overdesign: assume pessimistic guard bands (timing, voltage)
  - ✗ Higher power consumption on average
  - ✗ Limit the returns performance, power) from technology scaling




# Scalability at the System Level



Rate adaptation is routinely used to deal with constantly varying channel conditions



# Scalability at the System Level



**Put this scalability to service for better energy efficiency and tolerance against process variations**





**Rate adaptation is routinely used to deal with constantly varying channel conditions**

# Scalable Complexity Algorithms to the Rescue

**Iterative receivers / decoders: data passes multiple times through the same algorithm**

- Performance improves with each iteration

- Diminishing returns after few iterations



**Achievable rate decreases**    **Achieve same rate only at a shorter distance**





# Scalable Complexity Algorithms to the Rescue

**Iterative receivers / decoders: data passes multiple times through the same algorithm**

- Performance improves with each iteration

- Diminishing re


**Yield improvement: exploit scalability to retain functionality under process variations**



**Achievable rate decreases** Achieve same rate only at a shorter distance


# In Search for the Worst

- Baseband processor is comprised of logic and memory (on-chip and sometimes off-chip)
- Prediction from ITRS roadmap:




## Primary concern: embedded (small- medium size) memories in DSP blocks


- Occupy a significant percentage of the area
- Consume a significant share of the power
- Memories are the primary source of failure (yield loss)




Turbo decoder  
55% memory



Turbo equalizer  
61% storage





1.5 Gbps LDPC  
>60% memory




10 Gbps LDPC  
25% memory

# The End of Moore's Law



Process variation  
[K. Roy et al., 2010]




- Denser and larger memories are more susceptible to radiation
- Process variation leads to static errors and dysfunctional cells
- Reduced noise margins and supply noise induce errors in weak cells

**Manufacturing circuits (memories) that are actually functional and robust becomes increasingly difficult**

# Inherent Error Resilience


## Fault-tolerant by design:

- Channel fading (random fluctuation of signal strength)
- Unknown (noisy) channel parameters
- Thermal noise and interference



## System-level mechanisms to restore reliable behavior:

- Forward error correction coding
- Automatic repeat request
- Application-level fault tolerance (e.g., video over UDP)




# Design Paradigm Shift (or: Selling "Defect" Chips)

## Conventional Paradigm

100% reliability, accept area & power overhead

Sell only defect-free dies



## Proposed Paradigm

Relax yield requirement (for inherently resilient systems)

Sell dies with limited amount of defects (broken memory cells)


# Relaxing the Yield Requirement

## Conventional yield definition

- Accepting only chips with no defects

## Proposed yield definition $Y(N_f)$ for systems with inherent hardware-error resilience

- Chips with at most  $N_f$  faulty memory cells pass inspection



Accepting more defects means

- Higher yield, and/or
- Lower voltage & power


What is the impact on system-level metrics (throughput) ?



# Impact of Unreliable Storage on Communication

**Example : Communication system with bit-interleaved-coded modulation (BICM)**


- HSPDA, WiMAX, 3GPP LTE, GSM, WLAN, ...



**Interleaver memory:** stores reliability information of the received data bits

**Fault model : de-interleaver built from unreliable memory (5% BER)**

- Binary symmetric channel
- Randomized error locations




Collaboration with TU-Vienna (Matz, Novak)

# Impact of Unreliable Storage on Communication


**Example : Communication system with bit-interleaved-coded modulation (BICM)**

- HSPDA, WiMAX, 3GPP LTE, GSM, WLAN, ...



**Fault model : de-interleaver built from unreliable memory (5% BER)**




- Binary symmetric channel
- Randomized error locations





Collaboration with TU-Vienna (Matz, Novak)

# Resilience to Hardware Defects in HSPA+

- Explore the **resilience limits** of wireless communication systems to hardware defects
- Simulation of complete HSPA+ system, with error injection (in HARQ memory)**



# Inherent Hardware-Error Resilience Limit




20 errors ( $N_f=0.01\%$ , 200kb LLR storage)

- (Almost) same throughput as for defect-free hardware

2'000 errors ( $N_f=1\%$ )

- Achieve required throughput (but clear penalty w.r.t. defect-free hardware)
- Power reduction by allowing low voltages ( $\sim 200$  mV less)


# Despite Enough Transistors: Three Great Challenges



New Algorithms and Architectures for Bypassing the Exponential Complexity Associated with Spectral Efficiency




Improving Energy-Efficiency (nJ/bit) and Achieving Energy Proportionality in Communications



Exploiting System Level Error Tolerance to Cope with the Issues of Depp Submicron Integration

# Thank you for your attention!



**Signal processing algorithms:** MIMO detection, sparse-channel estimation, equalization, CS-ADCs for spectrum sensing

**System design and test (prototype implementations):** MIMO, visible light communication, communication over plastic optical fibers, GSM/Evolved EDGE, TD-SCDMA

**VLSI circuits for communications:** circuit techniques for low-power and ultra-high speed signal processing, fault-tolerant signal processing for deep submicron VLSI, VLSI for embedded systems

[andreas.burg@epfl.ch](mailto:andreas.burg@epfl.ch)

<http://tcl.epfl.ch/>